## $\approx 2010$ Photobit

PB-MV13
20mm CMOS Active-Pixel
Digital Image Sensor
©2000 Photobit Corporation. All rights reserved.
Photobit, the wave and binary symbol, and Behind Every Great Digital Image are registered trademarks, and TrueBit, TrueC olor, TrueSN AP (Shuttered-N ode Active Pixel), Fully Flexible O pen Architecture, Serial H ost Interface Port, and Leading the Active Pixel Revolution are trademarks, of Photobit Corporation in the U nited States and other countries. I2C is a proprietary interface bus and trademark of Philips Semiconductors. O ther trademarks referenced are the property of their respective owners and are used to identify specific products or services.

Photobit products are protected under U.S. Patents $5,471,515 ; 5,793,322 ; 5,841,126 ; 5,880,691 ; 5,886,659 ; 5,887,049 ; 5,909,026 ; 5,949,483 ; 5,952,645$; $5,990,506 ; 5,995,163 ; 6,005,619 ; 6,021,172 ; 6,043,690$; and $6,049,247$. Other U.S. and foreign patents are pending. Photobit conveys no license under its patents, copyrights, or mask work rights, or any rights of others; nor does Photobit represent that products shown or described herein are free from patent infringement or from any third-party right.

Photobit products are not intended for use in medical radiography or life support appliances, devices, or systems. Use of a Photobit product in such applications without the written consent of Photobit is prohibited.

Photobit assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction, if such be made. Photobit assumes no liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Written and designed at Photobit Corporation, 135 N orth Los Robles Avenue, 7th Floor, Pasadena, California 91101, U.S.A.
Telephone (626) 683-2200. Fax (626) 683-2220. www.photobit.com
Printed in the United States of America.

## $\approx 100_{0}$ Photobit

PB-MV13
20mm CMOS Active-Pixel Digital Image Sensor

August 2000 (Version 1.0)

## Contents

1.0 Introduction ..... 3
1.1 Features ..... 3
1.2 Top-Level Specification ..... 5
2.0 Electrical ..... 6
2.1 Signal Path D iagram ..... 6
2.2 Functional Block Layout ..... 7
2.3 External Control Sequence ..... 8
2.4 Electronic Shutter ..... 13
2.5 Pin D escriptions ..... 15
2.6 Board Connections ..... 21
2.7 Electrical Specification ..... 22
3.00 ptical ..... 24
3.1 Optical Specification ..... 24
3.2 Quantum Efficiency ..... 25
3.3 Lens Selection ..... 26
4.0 M echanical ..... 29
4.1 Package Views ..... 29
5.0 Environmental ..... 33

### 1.0 Introduction

- Photons-to-bits data stream
- $1280 \mathrm{H} \times 1024 \mathrm{~V}$ image resolution
- TrueSN AP ${ }^{\text {m }}$ (Shuttered-N ode Active Pixel) freeze-frame electronic shutter
- 500+ frames per second
- 12-micron square active pixels
- M onochrome or color
- 10 parallel digital output ports
- $\quad 500 \mathrm{~mW}$ maximum power dissipation @ 500 fps
- On-chip TrueBit ${ }^{\oplus}$ N oise C ancellation
- Photobit ${ }^{\circledR}$ TrueC olor ${ }^{\text {™ }}$ Image Fidelity
- On-chip 10-bit analog-to-digital converters
- 3.3-volt operation


### 1.1 Features

ThePB-M V 13 is $1280 \mathrm{H} \times 1024 \mathrm{~V}$ ( 1.31 megapixel) CM OS digital image sensor capable of 500 frames-per-second (fps) operation. ItsTrueSN AP ${ }^{\text {™ }}$ electronic shutter allowssimultaneous exposureof theentire pixel array. Available in color or monochrome, the sensor has on-chip 10-bit analog-to-digital converters (ADCs), which are self-calibrating, and a fully digital interface. The chip's input clock rate is 66 M Hz at approximately 500 fps , providing compatibility with many off-the-shelf interface components.

The sensor has ten (10) 10-bit-wide digital output ports. Its open architecture design provides access to internal operations. ADC timing and pixel-read control are integrated on-chip. At 60 fps , the sensor dissipates less than 150 mW , and at 500 fps less than 500 mW ; it operates on a 3.3V supply. Pixel size is 12 microns square and digital responsivity is 1000 bits per lux-second.

### 1.1 Features (continued)

The PB-M V13 CM OS image sensor has an open architecture to provide access to its internal operations. A complete camera system can bebuilt by using the chip in conjunction with the following external devices:

- An FPGA/CPLD/ASIC controller, to managethe timing signals needed for sensor operation.
- A 20 mm diagonal lens.
- Biasing circuits and bypass capacitors.


A Camera System Using the PB-MV13 CMOS Image Sensor

### 1.2 Top-Level Specification

| Array Format | $1280 \mathrm{H} \times 1024 \mathrm{~V}$ (1,310,720 pixels) 5:4 aspect ratio |
| :---: | :---: |
| Pixel Size and Type | $12.0 \mu \mathrm{~m} \times 12.0 \mu \mathrm{~m}$ TrueSN AP ${ }^{\text {mm }}$ (Shuttered-N ode Active Pixel) |
| Sensor Imaging Area | H: $15.36 \mathrm{~mm}, \mathrm{~V}: 12.29 \mathrm{~mm}$, D iagonal: 19.67 mm |
| Frame Rate | $0-500+\text { fps @ (1280 x 1024) }$ <br> $>10,000 \mathrm{fps}$ with partial scan [e.g. 0-4000 fps @ (1280 x 128)] |
| O utput D ata Rate | 660 M bytes/sec. (master clock $66 \mathrm{M} \mathrm{Hz} \sim \sim 00 \mathrm{fps}$ ) |
| Power Consumption | $\llcorner 500 \mathrm{~mW}$ @ 500 fps |
|  | $<150 \mathrm{~mW}$ @ 60 fps |
| Digital Responsivity | M onochrome: 1000 bits per lux-second @ 550 nm ADC reference @ 1V |
| Internal Intra-Scene D ynamic Range | 59 dB |
| Supply Voltage | +3.3V |
| O perating Temperature | $-5^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ |
| O utput | 10-bit digital through 10 parallel ports |
| Color | M onochrome or color RGB |
| Shutter | Photobit ${ }^{\text {® }}$ TrueSN AP ${ }^{\text {TM }}$ freeze-frame electronic shutter |
| Shutter Efficiency | >99.9\% |
| Shutter ExposureTime | $10 \mu \mathrm{sec}$ to greater than 33 msec |
| ADC | On-chip 10-bit column-parallel |
| Package | 280-pin ceramic PGA or 208-pin CQFP |
| Programmable C ontrols | $O$ pen architecture |
|  | - ADC controls |
|  | - O utput multiplexing |
|  | - ADC calibration |
|  | Off-chip: |
|  | - W indow size and location |
|  | - Frame rate and data rate |
|  | - Shutter exposure time (integration time) |
|  | - ADC reference |

### 2.0 Electrical



Sensor Architecture (not to scale)

### 2.1 Signal Path Diagram



### 2.2 Functional Block Layout



### 2.3 External Control Sequence

The PB-M V 13 includes on-chip timing and control circuitry to control most of the pixel, $A D C$, and output multiplexing operations. H owever, the sensor still requires a controller (FPGA, CPLD , ASIC , etc.) to guide it through the full sequence of its operation.

W ith theTrueSN AP ${ }^{\text {TM }}$ freeze-frame electronic shutter signal charges are integrated in all pixels in parallel. The charges arethen sampled into pixel analog memories (onememory per pixel) and subsequently, row by row, are digitized and read out of the sensor. The integration of photosignal is controlled by two control signals: PG_N and TX_N . To clear pixels and start new integration, $\bar{P} G_{-} N$ is made low. To transfer the data into pixel memory, TX_N is made low. The time difference between the two procedures is the exposure time. It should be noted that neither the PG_N or TX_N pulses clear the pixel analog memory. Pixel memory can be cleared during the previous readout (i.e., the readout process resets the pixel analog memory), or by applying PG_N and TX_N together (i.e., clearing both pixel and pixel memory at the same time).

W ith the TrueSN AP ${ }^{T M}$ freeze-frame electronic shutter the sensor can operate in either simultaneous or sequential mode in which it generates continuous video output. In simultaneous mode, as a series of frames are being captured, the PG_N and TX_N signals are exercised while the previous frame is being read out of the sensor. In simultaneous mode typically the "end of integration" occurs in the last row of the frame (row \#1023) or in the last row of the window of interest. The position of the "start integration" is then calculated from the desired integration time In sequential modethePG_N and TX_N signals are exercised to control the integration time, and then digitization and readout of the frame takes place. Alternatively, the sensor can run in single frame or snapshot mode in which one image is captured.

The sensor has a column-parallel ADC architecture that allows the array of 1,280 analog-to-digital converters on the chip to digitize simultaneously the analog data from an entire pixel row. Thefollowing input signals are utilized to control the conversion and readout process:

| Signal Name | Description | Input Bus Width |
| :---: | :---: | :---: |
| ROW_ADD R | Row Address | 10-bit |
| ROW-STRT N | Row Start | 1-bit |
| LD SHFT N | Load shift register | 1-bit |
| DATA_READ_EN_N | D ata read enable | 1-bit |

The 10-bit ROW_ADDR (row address) input bus selects the pixel row to be read for each readout cycle. The ROW _STRT_N signal starts the process of reading the analog data from the pixel row, the analog-to-digital conversion, and the storage of the digital values in the ADC registers. W hen these actions are completed, the sensor sendsa response back to the system controller using the ROW_DONE_N. Row address must be valid for the first half of the row processing time (the period between ROW _START_N and ROW_DONE_N).

The PB-M V13 contains a pipeline style memory array, which is used to store the data after digitization. This memory also allows the data from the previous row conversion cycleto be read whilea new conversion istaking place.

The digital readout is controlled by lowering the LD_SHFT_N signal, followed by the DATA_REĀD_EN_N signal. LD_SHFT_N transfers the digitized data from the ADC register to the output register. DATA_READ_EN_N is used to enable the data output from theoutput register. A new pixel row readout and conversion cyclecan be started two clock cycles after DATA_READ_EN_N ispulled low. Theoutput register allows the reading of the digital data from the previous row to be performed at the sametime as a new conversion (pipeline mode). This means that the total row time will beonly that between when: (a) theROW_STRT_N signal is applied and ROW_DONE_N is returned; and (b) LD_SHFT_N and DATA_READ_EN_N are applied plus two clock cycles. T hepipelined operation means there will always bel row of latency at the start of sensor operation. The alternative to pipelined operation is burst data operation in which a new pixel row conversion is not initiated until after the output register is emptied (and LD_SH FT_N has been taken high). The ratio of line active and blanking times can be adjusted to easily match a variety of display and collection formats.

### 2.3 External Control Sequence (continued)



Example 1 - Row 4 of the PB-MV13 being digitized

### 2.3 External Control Sequence (continued)

(a) PG_N andTX_N

To start integration, the PG_N signal simultaneously resets the photodetectors for the entire pixel array. To end integration, the TX_N signal simultaneously transfers chargefrom photodetector to memory inside each pixel for the entire pixel array. In sequential mode the PG_N and theT X_N pulses must havea minimum duration of 64 SYSCLK cycles. In simultaneous mode thePG_N and TX_N pulsesmust havea duration of 64 SYSCLK cycles and be applied in the window between the 66th and 129th SYSCLK cycles. Additionally, in simultaneous mode between exposures a single SYSCLK duration pulsemust beapplied each row during the 130th clock cycle.
(b) ROW_ADDR

The address for the pixel row to be read is input externally via this 10-bit input bus. M ust be valid for at least 66 SYSCLK cycles, must be valid when ROW_STRT_N is pulled low.
(C)ROW_STRT_N

This signal:
i-Reads the contents of the pixel row specified by ROW_ADDR (D) above)
ii-C onverts pixel row signal to digital value
iii-Stores digital value in ADC register ( $1280 \times 10$-bit)
This process is completed in 128-129* SYSCLK cycles. M ust be valid for a minimum of two clock cycles and a maximum of 100 clock cycles.
(d) ROW_DONE_N

128-129*- ${ }^{\text {SYSCLK }}$ cycles after ROW _ST RT_N has been pulled low ( © above) the sensor acknowledges the completion of a row read operation/digitization by sending out a low going pulse on this pin. Valid for two clock cydes.
(e)LD_SHFT_N

This signal transfers the digitized data from the ADC register to theoutput register ( $1280 \times 10$-bit) and gates the power to the sense amplifiers. The first data (columns 1-10) are available for output at the third
rising edge of SYSCLK after LD_SH FT_N is pulled low. M ay be enabled simultaneously with or after the rising edge of ROW_DONE_N. M ust remain low the entire time the data is being read out.
(f) DATA_READ_EN_N

This signal is used to enable the data output from the output register ( $1280 \times 10$-bit) to the ten, 10-bit output ports. M ay be initiated simultaneously with or after LD_SH FT_N is selected. M inimum width is one clock cycle.
(9) The pixel array of the PB-M V13 image sensor is vertically partitioned into 128 groups of 10 columns that correspond to the sensor's ten (10) identical output ports. T hefirst column of each 10 -column set always goes to Port 1, while the last column of each set goes to Port 10, etc. The operator can access all pixels of the PB-M V13 only by using all of its ports (see page 4).

CLK 1 CLK 2 ..... CLK 128

| Port 1 | Col. 1 | Col. $11 \ldots$ Col. 1271 |
| :--- | :--- | :--- |
| Port 2 | Col. 2 | Col. $12 \ldots$ Col. 1272 |
| Port 3 | Col. 3 | Col. $13 \ldots$ Col. 1273 |
| Port 4 | Col. 4 | Col. $14 \ldots$ Col. 1274 |
| Port 5 | Col. 5 | Col. $15 \ldots$ Col. 1275 |
| Port 6 | Col. 6 | Col. $16 \ldots$. Col. 1276 |
| Port 7 | Col. 7 | Col. $17 \ldots$ Col. 1277 |
| Port 8 | Col. 8 | Col. $18 \ldots$. Col. 1278 |
| Port 9 | Col. 9 | Col. $19 \ldots$ Col. 1279 |
| Port 10 | Col. 10 | Col. $20 \ldots$ Col. 1280 |

(h) The use of an output register allows the processing of a row to be performed while the digital data from the previous operation is being read out of the sensor. A new pixel readout and conversion cycle can be started two clock cycles after DATA_READ_EN_N ispulled low.

[^0]
### 2.3 External Control Sequence (continued)



Timing diagram for one row


Frame Timing

### 2.3 External Control Sequence (continued)

The PB-M V 13 contains special self-calibrating circuitry that enables it to reduce its own column-wise fixedpattern noise. T his calibration process consists of connecting a calibration signal (VREF2) to each of the AD C inputs, and estimating and storing these offsets ( 7 bits) to subtract from subsequent samples. TheTypical I/O Signal Timing (Initialization Sequence) diagram shows the timing sequence to calibrate the sensor. Calibration occurs automatically after logic reset (LRST_N ) but it can al so bestarted by the user, by pulling CAL_ST RT_N low. W hen calibration is finished, the sensor generates the active low CAL_D O N E_N. Significant ambient temperature drift may justify recalibration.


## Typical I/O Signal Timing (Initialization Sequence)

(1)CAL_STRT N is a two-clock cycle-wide active-low pulse that initiates theAD C calibration sequence. The pulse must not be actuated for 1 microsecond after either power-up or removal of the sensor from a powerdown state. U sers may find it easiest to calibrate by means of the logic reset.
(1) CAL_DONE_N is a two-clock cycle-wide active-low output pulse that is asserted when the ADC calibration is complete. The device will automatically initiate a calibration sequence upon a logic reset. Completion of this sequence, in cases where it is initiated by a reset, is still with the CAL_D ON E_N signal. This process is complete within 112 SYSCLK cycles of CAL_ST RT_N. T his process is complete within 112 SYSCLK cycles of LRST _N .

LRST N isa two-clock cycle-wide active-low pulse that resetsthe digital logic. It puts all logic into a known state (all flip-flops are reset). This signal also initiates an ADC calibration sequence.

### 2.4 Electronic Shutter

The PB-M V13 is intended to be operated primarily with the TrueSN AP ${ }^{\mathrm{Tm}}$ freeze-frame electronic shutter, but is also capable of operating in Electronic Rolling Shutter (ERS) mode. W ith TrueSN AP the shutter can be operated to generate continuous video output (simultaneous mode or sequential mode) or caputre single images (single frame mode).

### 2.4.1 TrueSN AP ${ }^{\text {m }}$ Simultaneous M ode



Typical Example of TrueSNAP Sequential Mode: Exposure Followed by Readout

In simultaneous mode, as a series of frames are being captured, the PG_N and TX_N signals are exercised whilethe previous frame is being read out of the sensor. In simultaneous mode typically the "end of integration" occurs in the last row of the frame (row \#1023) or in the last row of the window of interest. The position of the "start integration" is then calculated from the desired integration time. Please note that pixel memory is cleared during readout process.

### 2.4.2 TrueSN AP ${ }^{\text {m }}$ Sequential M ode



## Typical Example of TrueSNAP Simultaneous Mode: Exposure During Readout

In sequential modethe PG_N and TX_N signals are exercised to control the integration time, and then digitization and readout of theframetakesplace. Please note that pixel memory is cleared during readout process.

### 2.4.3 TrueSN AP ${ }^{T M}$ Single Frame

The PB-M V 13 can run in single frame or snap-shot mode in which one image is captured. In single frame mode integration must be preceded wth a void frame read (selecting all addresses and applying ROW_STRT_N) or PG_N and TX_N must be applied together to clear pixel and pixel memory.


Typical Example of TrueSNAP Single-Frame Mode

### 2.4.4 ERS Mode

This mode is enabled by pulling PG_N high and TX_N Iow. A detailed description of ERS mode can be found in Section 2.4 of the PB-1024 Product Specification.

### 2.4.5 Partial Scan Examples

The PB-M V13 can be partially scanned by sub-sampling rows. The user may select which rows and how many rows to include in a partial scan. For example, with a 66-megahertz clock, a row time is approximately 2 microseconds, resulting in the following possiblities:

1 row in frame: 500,000 frames per second 2 rows in frame: 250,000 frames per second 10 rows in frame: 50,000 frames per second 100 rows in frame: 5,000 frames per second 256 rows in frame: 2,000 frames per second 512 rows in frame: 1,000 frames per second 1,024 rows in frame: 500 frames per second ...etc

### 2.5 Pin Descriptions

| Signal Name | Function | Pin Number(s) |
| :---: | :---: | :---: |
| VAA | Power supply for analog processing circuitry (column buffers, ADC, and support). | $\begin{aligned} & \text { R18, P18, K 18, } \\ & \text { J18 } \end{aligned}$ |
| AGND | Ground for analog signal processing circuitry. | $\begin{aligned} & \text { T17, N 16, L17, } \\ & \text { K17, J15, R17 } \end{aligned}$ |
| CAL_DONE_N | A two-clock cycle-wide active-low pulse that indicates the ADC has completed its calibration operation. | L3 |
| CAL_STRT_N | Starts the calibration process for the AD C. This is a two-clock cyclewide activelow pulse. | L2 |
| DARK_OFF_EN_N | A low input enables common mode dark offset to all pixels. The value of the offset is defined by VREF3 and VCLAM P3. |  |
|  | Subtracts a fixed offset preADC. Signal is pulled up on-chip. | F1 |
| D ATA [99:0] | Pixel data output bus that is ten pixels ( 100 bits) wide. Bit 0 is the LSB (least significant bit) of the lowest order pixel (see page 10 (g) and drawing on page 4). In the group of ten pixels being output, bit 9 is the M SB (most significant bit). |  |
| D ATAO |  | . T13 |
| DATA1 |  | . 14 |
| DATA2 |  | .V15 |
| DATA3 | - | . T 14 |
| DATA4 |  | .V16 |
| DATA5 | ............................................................................ | . T 15 |
| DATA6 |  | . 16 |
| DATA7 |  | .R14 |
| DATA8 |  | .V18 |
| DATA9 |  | .P15 |
| DATA10 |  | . D14 |
| DATA11 |  | . 116 |
| DATA12 |  | . 116 |
| DATA13 |  | E13 |
| DATA14 |  | . 15 |
| DATA15 |  | . 18 |
| DATA16 |  | .E14 |
| D ATA17 |  | . $\mathrm{B}^{18}$ |
| D ATA18 |  | . 117 |
| DATA19 |  | . 16 |
| D ATA20 | ................................................................................ | .W 11 |
| D ATA21 | ............................................................................... | . U 10 |
| DATA22 |  | .V11 |
| D ATA23 |  | .R11 |
| DATA24 |  | .V12 |
| D ATA25 | ............... | W 13 |
| DATA26 |  | U 12 |
| D ATA27 | ............ | V13 |
| DATA28 | .................................................................................... | R12 |

### 2.5 Pin Descriptions (continued)



### 2.5 Pin Descriptions (continued)

| Signal N ame | Function Pin Number(s) |
| :---: | :---: |
| D ATA73 | D 6 |
| DATA74 | A3 |
| DATA75 | ....... C6 |
| D ATA76 | ... D 7 |
| D ATA77 | ... A5 |
| DATA78 | E8 |
| DATA79 | ........... A6 |
| D ATA80 | ... M 5 |
| D ATA81 | ... P2 |
| D ATA82 | ... N 3 |
| D ATA83 | ... T1 |
| D ATA84 | ... P3 |
| DATA85 | .... U 1 |
| DATA86 | .... P4 |
| DATA87 | .......... T2 |
| D ATA88 | ..... V1 |
| D ATA89 | .... R4 |
| DATA90 | ..... H5 |
| D ATA91 | ... E3 |
| DATA92 | .... E2 |
| D ATA93 | .... D 1 |
| DATA94 | .... D 3 |
| D ATA95 | .... E4 |
| D ATA96 | .... C2 |
| D ATA97 | .... A1 |
| D ATA98 | .... F5 |
| D ATA99 | .... B2 |
| VDD | Power supply for core digital circuitry. .......................................... J4, N 15, J16 |
| DGND | Ground for core digital circuitry. .................................................. H3, H 18, T 18 |
| LD_SHFT_N | An active-low envelope signal that places the recently converted row of data into output register for output, enables the sense amps and resets the column counter. $\qquad$ K2 |
| DATA_READ_EN_N | An active-low envelope signal that enables the column counter and causes the ten (10) 10-bit output ports to be updated with data on the rising edge of the system clock. Column counter is disabled and output is frozen when this input is high. |
| LRST_N | Global logic reset function (asynchronous). Activelow pulse. .............. L1 |
| ROW_ADD R [9:0] | 10-bit bus ( 0 to 1023, bottom to top) that controls which pixel row is being processed or read out. An asychronous (unclocked) digital input. Bit 9 is the M SB. |
| ROW_ADDRO | ............................................................................................ G18 |
| ROW_ADDR1 | ........... H 16 |
| ROW_ADDR2 | .............. H 15 |
| ROW_ADDR3 | ......................................................................................... F18 |

### 2.5 Pin Descriptions (continued)

| Signal Name | Function | Pin Number(s) |
| :---: | :---: | :---: |
| ROW_ADDR4 |  | G 17 |
| ROW_ADDR5 |  | F17 |
| ROW_ADDR6 |  | E18 |
| ROW_ADDR7 |  | G 15 |
| ROW_ADDR8 |  | F16 |
| ROW_ADDR9 |  | D 18 |
| ROW_DONE_N | A two-cycle-wide pulse that indicates that processing of the currently addressed row has been completed. | L5 |
| ROW_STRT_N | Starts ADC conversion of the pixel row (defined by the row address) content. A two-clock cycle-wide active-low pulse. | K4 |
| STANDBY_N | A low input sets the sensor in a low power mode. (Allow 1 microsecond before calibrating, after coming out of this mode). Signal is pulled up on-chip. | H2 |
| SYSCLK | C lock input for entire chip. M aximum design frequency is $70 \mathrm{MHz}(50 \%, \pm 5 \%$, duty cycle). | G3 |
| VDD_IO | Power supply for digital pad ring. | $\begin{aligned} & \text { G16, E10, C13, } \\ & \text { B4, B8, C7,F4, } \\ & \text { M 2, B14, F15, } \\ & \text { R13, T12, B1, } \\ & \text { H4, N 4, R3, } \\ & \text { T5, U5, W } 7, \\ & \text { U9, U11, T16, } \\ & \text { B16 } \end{aligned}$ |
| VLN 1 | Bias setting for pixel source follower operating current. Impedance: $3 \mathrm{kO} \mathrm{hm}, 10 \mathrm{pF}$. D ecoupling capacitors recommended. | L15 |
| VLN 2 | Bias setting voltage for ADC. Leave open circuit since this current is set on-chip. Impedance: $3 \mathrm{kO} \mathrm{hm}, 10 \mathrm{pF}$. | M 18 |
| VLP | Bias setting voltage for the column source follower operating current. Impedance: $3 \mathrm{kO} \mathrm{hm}, 10 \mathrm{pF}$. D ecoupling capacitors recommended. | N 17 |
| VREF1 | ADC reference input voltage that sets the maximum input signal level (defines the level where the FF code occurs) and thus sets the size of the least significant bit (LSB) in the analog to digital conversion process. A smaller VREF1produces a smaller LSB, which means a smaller analog signal level input is required to produce the same digital code out. Likewise, a larger V REF1 produces a larger LSB, which means a larger analog signal level input is required to produce the same digital code out. Thus the reference value can be used like a global gain adjustment. This signal has two pin connections to minimize internal losses during high-speed operation. User voltage source must supply a transient current of 100 mA at a frequency of 500 kHz with a $2 \%$ duty cycle. Decoupling capacitors to AGND of $\sim 1 \mu \mathrm{~F}$ (ceramic) and $100 \mu \mathrm{~F}$ (electrolytic) placed as close to the package pins as possible are usually sufficient to filter out this required current transient. | $\text { K 16, M } 15$ |

2.5 Pin Descriptions (continued)

| Signal Name | Function | Pin Number(s) |
| :---: | :---: | :---: |
| VREF2 | ADC reference used for the calibration operation. User voltage source must supply a transient current of 20 mA at a frequency of 500 kHz with a $2 \%$ duty cycle. A ceramic decoupling capacitor to AGND of $\simeq 0.1 \mu \mathrm{~F}$ is usually sufficient to filter out this required current transient. | P17 |
| VREF3 | D ark offset cancellation positive input reference, tied to the pedestal voltage to be added to the signal. Should be connected to AGN D. | M 16 |
| VCLAM P3 | D ark offset cancellation negative input reference. U ser voltage source must supply a transient current of 40 mA at a frequency of 500 kHz with a $2 \%$ duty cycle. A ceramic decoupling capacitor to $A G N D$ of $\sim 0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ is usually sufficient to filter out this required current transient. | K15 |
| PIXEL_CLK_OUT | D ata synchronous output. User may prefer to use this pin as data clock instead of SYSCLK. |  |
| DGND_IO | Digital ground for pad ring. | G5, D4, G4, K 3, N 5, P5, U4, T7, T10, U 7, U 13, K5, B15, B17, H 17 D 12, D 11, E17 C9, D8, M 4, T11, U 18, B5, U 15 |
| VLP_DRV | Should be connected to AGND. | R16 |
| TX_N | This is an active low pulse that controls transfer of charge from photodietector to memory inside each pixel for entire pixel array. | L4 |
| PG_N | This is an active low pulse that resets the photodetectors and thereby starts new integration cycle. | M 3 |
| VRST_PIX | Power supply for pixel array. There is no noticable dc power consumption by this pin ( $<100 \mu \mathrm{~A}$ ). U ser voltage source must supply a transient current of 10 mA at a frequency of 500 kHz or a few amps, once a frame. Decoupling capacitors to AGND of $\sim 1 \mu$ (ceramic) and $100 \mu \mathrm{~F}$ (electrolytic) are usually sufficient to filter out this required current transient. | L18, P16, J17 |

### 2.5 Pin Descriptions (continued)



### 2.6 Board Connections



Notes: 1 . It is recommended that 0.01 mF and 0.1 mF capacitors be placed as physically close as possible to the $\mathrm{PB}-\mathrm{M} \mathrm{V} 13$ 's package.
2. Alternatively, the analog voltages depicted as being generated from potentiometers could be supplied from DAC s.
3. The analog voltages VLN 1, VLN 2, VLP, and VREF4 are generated on-chip, but user may supply voltages to override the internal biases.

### 2.7 Electrical Specification

AC Electrical C haracteristics (V supply $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | C haracteristic | Condition | M in. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tplh | D ata output propagation delay for low to high trans. |  | 1 | 2 | 3 | ns |
| Tphl | D ata output propogation delay for high to low trans. |  | 1 | 2 | 3 | ns |
| Tsetup | Setup time for input to CLK | Vin $=$ V pwr or V gnd | 1 | 2 | 3 | ns |
| Thold | H old time for input to CLK | Vpwr=M in, VOH min |  | 4 |  | ns |
| PSRR_VDD | Power supply rejection ratio for digital supply | 100 mV ripple at 9.7 kHz on supply |  | TBD |  | dB |
| PSRR_VDD_IO | Power supply rejection ratio for digital supply | 100 mV ripple at 9.7 kHz on supply |  | TBD |  | dB |
| PSRR_VAA | Power supply rejection ratio for analog supply | 100 mV ripple at 9.7 kHz on supply |  | TBD |  | dB |

DC Electrical C haracteristics (V supply $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Characteristic | Condition | Min. | Typ. | M ax. | $\underline{\text { Unit }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VLP | Bias for Column Buffers |  | 0.5 | 1.9 | 2.7 | V |
| VREF1 | Reference for ADC |  | 0.2 | 1.0 | 1.5 | V |
| VREF2 | Reference for ADC Calibration |  | 0.2 | 0.7 | 1.5 | V |
| VREF3 | D ark offset |  | 0 | 0 | 2.5 | V |
| VLN 1 | Bias for pixel source follo |  | 0.8 | 1.0 | 1.2 | V |
| VLN 2 | Bias for ADC |  | 0.8 | 0 pen | 1.2 | V |
| VCLAM P3 | D ark offset |  | 0 | 0 | 3.0 | V |
| VLP_DRV | Row driver control |  | 0 | 0 | 2.0 | V |
| VRST_PIX | Pixel Array Power |  | 2.0 | 2.9 | 3.0 | V |
| VREF4 | Reference for ADC |  | 0 pen or 0.25 |  |  | V |
| VIH | Input High Voltage |  | 2.0 | Vpwr+0.3 |  | V |
| VIL | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| IIN | Input Leakage C urrent, No Pullup Resistor | Vin $=$ V pwr or $V$ gnd | -5 |  | 5 | $\mu \mathrm{A}$ |
| VOH | O utput High Voltage | V pwr $=\mathrm{M}$ in, $10 \mathrm{H}=100 \mu \mathrm{~A}$ |  | Vpwr-0.2 |  | V |
| VOL | Output Low Voltage | V pwr $=\mathrm{M}$ in, $10 \mathrm{~L}=100 \mu \mathrm{~A}$ |  |  | 0.2 | V |
| Ipwr ${ }^{1}$ | M aximum Q uiescent Supply Current | 66 M H z clock, 5 pF load on outputs |  | 165 |  | mA |

${ }^{1}$ Ipwr $=I($ VDD_IO) +1 (VDD) +1 (VAA)
2.7 Electrical Specification (continued)

Absolute M aximum Ratings

| Symbol | Parameter | $\underline{\text { Value }}$ | Unit |
| :--- | :--- | :--- | :--- |
| Vpwr | DC Supply Voltage | -0.5 to 3.6 | V |
| Vin | DC Input Voltage | -0.5 to $\mathrm{Vpwr}+0.5$ | V |
| Vout | DC O utput Voltage | -0.5 to Vpwr +0.5 | V |
| I | DC Current D rain per Pin (Any I/O) | $\pm 50$ | mA |
| I | DC Current Drain, Vpwr and V gnd | $\pm 100$ | mA |

$M$ aximum Ratings are those values beyond which damage to the device may occur.
Vpwr =VDD =VAA =VDD_IO (VDD is supply to digital circuit, VAA to analog circuit).
$V$ gnd $=D G N D=A G N D$ ( $\bar{G} N D$ is the ground to the digital circuit, $A G N D$ to the analog circuit).

## Recommended $\mathbf{O}$ perating C onditions

| Symbol | Parameter | M in. | M ax. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| V power | DC Supply Voltage | 3.00 | 3.6 | V |
| T | C ommercial O perating Temperature | -5 | 60 | C |
| $\mathrm{T}^{\text {A }}$ | Junction Temperature | TBD | TBD | C |

This device contains circuitry to protect the inputs against damage from high static voltages or electric fields, but the user is advised to take precautions to avoid the application of any voltage higher than the maximum rated.

Power Dissipation (V pwr $=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} @ 500 \mathrm{fps}$ )

| Symbol | Parameter | $\frac{\text { M in. }}{250}$ | $\frac{\text { Typ. }}{350}$ | $\frac{\text { M ax. }}{}$ | $\frac{\text { Unit }}{}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Pavg | Average Power | $\frac{\mathrm{mW}}{}$ |  |  |  |



## Clock to Data Propagation Delay

### 3.0 Optical

### 3.1 Optical Specification

Image Sensor Characteristics ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Typ. | Unit |
| :---: | :---: | :---: | :---: |
| R, | Responsivity (ADC VREF=1V) | 1000 | LSB/lux-sec. |
| DSNU, HF | D ark signal non-uniformity, high spatial frequency | $<0.4$ | \% rms |
| DSNU, LF | D ark signal non-uniformity, low spatial frequency | $<3$ | \% p-p |
| V drk | O utput referred dark signal | 300 | bits/sec |
| Dyn_I | Internal dynamic range | 59 | dB |
| PRNU, HF | Photo response non-uniformity, high spatial frequency | 40.6 | \% rms |
| PRNU, LF | Photo response non-uniformity, low spatial frequency | $<10$ | \% p-p |
| K drk | D ark current temperature coefficient | 100 | \%/8 ${ }^{\circ} \mathrm{C}$ |

For additional details regarding the defect specifications please contact Photobit.

Pixel Array

| Symbol | Parameter | Typ. | Unit |
| :--- | :--- | :---: | :---: |
| Resolution | Number of pixels in active image | $1280 \times 1024$ | pixels |
| Pixel size | X-Y dimensions | $12 \times 12$ | $\mu \mathrm{~m}$ |
| Pixel pitch | Center-to-center pixel spacing | 12 | $\mu \mathrm{~m}$ |
| Pixel fill factor | Area of drawn active area | 40 | $\%$ |

### 3.2 Quantum Efficiency




| Wavelength (nm) | M onochrome Quantum | Blue Quantum | Green Quantum | Red Quantum | Wave | M onochrome Q uantum | Blue Quantum | Green Quantum | Red Quantum |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | efficiency | efficiency | efficiency | efficiency | length | efficiency | efficiency | efficiency | efficiency |
|  | (\%) | (\%) | (\%) | (\%) | (nm) | (\%) | (\%) | (\%) | (\%) |
| 389.9 | 12.12 |  |  |  | 749.9 | 8.90 | 5.74 | 7.59 | 10.17 |
| 399.9 | 14.12 | 6.95 | 2.00 | 1.95 | 759.8 | 8.24 | 6.03 | 7.95 | 9.99 |
| 409.9 | 15.46 | 9.05 | 2.34 | 1.98 | 769.8 | 7.74 | 6.00 | 7.75 | 9.32 |
| 419.9 | 17.97 | 10.99 | 2.71 | 2.07 | 779.8 | 7.48 | 6.00 | 7.38 | 8.50 |
| 430.0 | 19.03 | 13.04 | 3.35 | 2.27 | 789.8 | 5.93 | 6.63 | 7.54 | 8.42 |
| 440.0 | 19.82 | 14.91 | 4.05 | 2.51 | 799.8 | 5.50 | 8.10 | 8.49 | 9.25 |
| 450.0 | 20.81 | 16.23 | 5.10 | 2.79 | 809.7 | 5.97 | 9.36 | 9.35 | 9.98 |
| 460.0 | 21.41 | 17.91 | 6.99 | 3.46 | 819.7 | 5.27 | 9.38 | 9.13 | 9.61 |
| 469.9 | 22.50 | 18.29 | 8.91 | 4.05 | 829.7 | 4.92 | 9.27 | 9.00 | 9.41 |
| 479.9 | 22.75 | 18.06 | 10.55 | 4.48 | 839.7 | 5.03 | 8.64 | 8.55 | 8.73 |
| 489.9 | 22.73 | 17.01 | 12.01 | 4.83 | 849.7 | 4.38 | 7.67 | 7.67 | 7.67 |
| 499.9 | 23.44 | 15.90 | 14.01 | 5.31 | 859.7 | 3.69 | 7.01 | 6.93 | 7.01 |
| 509.9 | 23.23 | 14.28 | 16.29 | 5.81 | 869.7 | 3.81 | 6.69 | 6.69 | 6.69 |
| 520.0 | 21.88 | 12.32 | 18.14 | 6.17 | 879.7 | 3.77 | 5.78 | 5.91 | 5.78 |
| 530.0 | 21.01 | 10.34 | 19.23 | 6.45 | 889.7 | 2.96 | 4.69 | 4.78 | 4.69 |
| 540.0 | 21.77 | 8.32 | 19.37 | 6.56 | 899.7 | 2.37 | 4.22 | 4.26 | 4.17 |
| 550.0 | 20.88 | 6.46 | 18.12 | 6.29 | 909.7 | 2.42 | 4.18 | 4.22 | 4.18 |
| 560.0 | 19.55 | 5.30 | 16.97 | 6.12 | 919.7 | 2.44 | 3.88 | 3.88 | 3.88 |
| 570.0 | 17.21 | 4.65 | 15.44 | 6.36 | 929.7 | 1.97 | 3.14 | 3.17 | 3.14 |
| 579.9 | 18.49 | 4.38 | 13.81 | 7.80 | 939.7 | 1.60 | 2.78 | 2.68 | 2.78 |
| 589.8 | 17.49 | 4.14 | 11.52 | 10.05 | 949.7 | 1.52 | 2.68 | 2.57 | 2.67 |
| 599.9 | 16.39 | 3.80 | 9.00 | 11.84 | 959.7 | 1.62 | 2.47 | 2.43 | 2.47 |
| 609.9 | 15.93 | 3.61 | 7.23 | 13.01 | 969.7 | 1.36 | 1.97 | 1.90 | 1.98 |
| 619.9 | 15.01 | 3.46 | 5.95 | 13.19 | 979.7 | 1.03 | 1.49 | 1.43 | 1.49 |
| 629.9 | 14.92 | 3.34 | 5.12 | 12.69 | 989.7 | 0.81 | 1.30 | 1.25 | 1.30 |
| 639.9 | 13.98 | 3.52 | 4.95 | 12.89 | 999.7 | 0.79 | 1.25 | 1.25 | 1.22 |
| 649.9 | 14.16 | 3.45 | 4.54 | 11.83 | 1009.7 | 0.77 | 1.10 | 1.11 | 1.10 |
| 659.9 | 11.55 | 3.59 | 4.52 | 11.52 | 1019.7 | 0.66 | 0.84 | 0.80 | 0.85 |
| 669.9 | 11.85 | 3.74 | 4.69 | 10.91 | 1029.7 | 0.45 | 0.57 | 0.54 | 0.57 |
| 679.9 | 12.51 | 4.18 | 5.32 | 11.18 | 1039.6 | 0.34 | 0.43 | 0.41 | 0.43 |
| 689.9 | 11.11 | 4.42 | 5.83 | 10.57 | 1049.6 | 0.25 | 0.37 | 0.35 | 0.37 |
| 699.9 | 11.17 | 4.57 | 6.15 | 10.11 | 1059.6 | 0.23 | 0.28 | 0.28 | 0.28 |
| 709.9 | 8.80 | 4.94 | 6.75 | 10.22 | 1069.6 | 0.16 | 0.20 | 0.19 | 0.20 |
| 719.9 | 9.82 | 5.16 | 6.98 | 10.43 | 1079.6 | 0.13 | 0.13 | 0.12 | 0.13 |
| 729.9 | 8.82 | 5.12 | 6.87 | 9.99 | 1089.6 | 0.08 | 0.08 | 0.08 | 0.09 |
| 739.9 | 7.67 | 5.34 | 7.09 | 10.02 | 1099.6 | 0.05 | 0.06 | 0.06 | 0.07 |

### 3.3 Lens Selection

M uch of the specific information in this section is explained in detail in the Technology section on the Photobit website. The following information applies specifically to the Photobit PB-M V 13 megapixel image sensor.

## Format

The diagonal of the image sensor array, 19.67 mm , fits most closely, but not exactly, within the optical format corresponding to the 1-inch specification. Some 1-inch optical format lenses have been shown to work well with this sensor.

## M ounting

Several lens mounting standards exist that specify the threading of the lens' barrel as well as the distance the back flange of the lens should be from the image sensor for the lens to properly form an image. Typical lens mounting standards for the PB-M V13 are:

Mount Mounting

| N ame | Threads | Back-Flange-to-Image-Sensor |
| :---: | :---: | :---: |
| C | 1-32 | 17.526 mm |
| CS | 1-32 | 12.5 mm |

## Field of View and Focal Length

The field of view of an imaging system will depend on both the focal length of the imaging lens and the width of the image sensor. As most of the image information humans pay attention to generally falls within a 45-degree horizontal field of view, many camera systems attempt to imitate this field of view. H owever, in some cases a telephoto system (with a narrow field of view, say less than 20 degrees), or a wide angle system (with a wide field of view, say more than 60 degrees) may be desired. The approximate field of view that an imaging system can achieve is shown in the following equation:

$$
\theta \approx 2 \tan ^{-1}\left(\frac{w}{2 f}\right)
$$

where $\theta$ is the field of view, $\tan ^{-1}$ is the trigonometric function arc-tangent, w is the width of the image
sensor, and $f$ is the focal length of the imaging lens. For example, the imaging system's diagonal field of view can be determined by using the diagonal of the image sensor ( 19.67 mm ) for $w$ and a particular lens' focal length for f. Alternatively, the imaging system's horizontal field of view can be determined by using the horizontal of the image sensor ( 15.36 mm ) for $w$ and a particular lens' focal length for $f$. A lens with an approximately 50 mm focal length will provide a n 18-degree horizontal field of view with a PB-M V 13 (keep in mind that the above equation is a simplified approximation).

## F-Number

The f-number, or $\mathrm{f} / \#$, of an imaging lens is the ratio of the lens' focal length to its open aperture diameter. Every doubling in f-number reduces the light to the sensor by a factor of four. For example, a lens set at $\mathrm{f} / 1.4$ lets in four times morelight than that same lens when it is set at $\mathrm{f} / 2.8$. Low f -number lenses capture a lot of light for delivery to the image sensor, but also require careful focus. Higher f-number lenses capture less light for delivery to the image sensor, and do not require as much effort to bring the imaging system to focus. Low f-number lenses generally cost more than high f-number lenses of similar overall performance. Typical f-numbers for various imaging systems are:

## F-\# Imaging application

1.4 Low-light level imaging, manual focussystems
2.0 Typical for PC and other small form cameras
2.8 Common in digital still cameras
$4.0+$ Often used in machine vision applications
Typical f-numbers will range from 1.8 to 2.8 . For example, most S -mount lenses come with a fixed f -number of $\mathrm{f} / 2.0$.

### 3.3 Lens Selection (continued)

MTF
M odulation Transfer Function (M TF) is a technical term that quantifies how well a particular system propagates information. For cameras, the "system" is the lens and the sensor, and the "information" is the picturethey are capturing. M TF ranges from zero (no information gets through) to 100 (all information gets through), and is always specified in terms of information density. In most imaging systems, the M TF is limited by the performance of the imaging lens. A lens must be able to transfer enough information to the image sensor to be able to resolve details in the image that are as small as the pixels in the image sensor. The pixels are set on a 12-micron pitch (the center of one pixel is 12 microns from the center of its neighboring pixel). Thus, a lens used should be ableto resolve imagefeatures as small as 12 microns. Typically, a Iens' M TF is plotted as a function of the number of line pairs per millimeter the lens is attempting to resolve (more line pairs per millimeter mean higher information densities). For an electronic imaging system, one line pair will correspond to two image sensor pixels(each pixel can resolve one line). This is equated as:

$$
L P / m m=\frac{1}{.2 z}
$$

where LP/mm means line pairs per millimeter and $z$ is the image sensor's pixel pitch, in millimeters. For the PB-M V13, z $=0.012 \mathrm{~mm}$, such that the PB-M V 13 has 42 LP/mm. Thus, a lens should provide an acceptable level of M TF all the way out to 42 LP/mm. For most lenses, the M TF will be highst in the center of the images they form, and gradually drop off toward the edges of the images they form. As well, M T Fs at low values of LP/mm will generally be larger than M TFs at high values of LP/mm. O ne of the many trade-offs that must be decided by the end user is how high the M TF needs to be for a particular imaging situation. Generally, near an image sensor's LP/mm good M TFs are higher than 40, moderate M TFs are from 20 to 40, and poor M TFs are less than 20.

## Infrared Cut-O ff Filters

In most visible imaging situations it is necessary to include a filter in the imaging path that blocks infrared (IR) light from reaching the image sensor. This filter is called an IR cut-off filter. Various forms of IR cut-off filters are available, some absorptive (like Hoya's CM 500 or Schott's BG 18) and some reflective (i.e., dielectric stacks). Infrared light poses a problem to visibleimaging because its presenceblurs and decreases the MTF in the images formed by a lens. Since human vision only extends across a narrow range of the electromagnetic spectrum, camera systems hoping to capture images that look like the images our eyes capture must not capture light outside of our vision range. Silicon-based light detectors (like the ones in the PB-M V13's pixels) detect light from the very deep blue to the near infrared. Thus, a filter must exist in the light's path that keeps the infrared from reaching the image sensor's pixels. In most cases, it is important that such a filter begin blocking light around 650 nm (in the deep red) and continueblocking it until at least 1100 nm (in the near IR ). In most camera systems, the IR cut-off filter is included in theimaging lens. H owever, this point must be verified by a lens vendor when a particular lens is chosen for use with an image sensor.

### 3.3 Lens Selection (continued)

## C-M ount Lens Shroud for PB-M V13 and Socket

N ote: This shroud is designed to accommodate the PB-M V 13 when it is inserted into a PGA socket. These dimensions are based on the M ILL M AX \#510-93-281-19-081003 socket (www.mill-max.com).


### 4.0 Mechanical

### 4.1 Package (280-Pin Ceramic PGA)

Top View


UNITS: INCHES EXCEPT WHERE NOTED
Notes:

1. Gold Plate 60 m inches minimum over $50 \sim 350 \mathrm{~m}$ inches nickel.
2. Sensor is centered on package, pixel array is off-center.
4.1 Package (280-Pin Ceramic PGA) (continued)


### 4.1 Package (280-Pin Ceramic PGA) (continued)

## Bottom View



UNITS: INCHES
4.1 Package (280-Pin CQFP) (continued)

TBD

### 5.0 Environmental

> Absolute M aximum Ratings

| Symbol | $\underline{\text { Parameter }}$ | Value | $\underline{\text { Unit }}$ |
| :--- | :--- | :--- | :--- |
| Tstorage | StorageTemperature Range | -40 to 125 | C |
| Tlead | Lead Temperature (10 second soldering) | 235 max. | C |


[^0]:    *In order to minimize the sensor power consumption, the row processing circuitry operates at SYSCLK $\div 2$. Therefore, depending on the user's implementation, there will be either 128 or 129 SYSCLK cycles between the start of ROW_STRT_N and ROW_DONE_N.

